Spurious Tone Mitigation in Fractional-N Phase-Locked Loops

نویسندگان

  • Eythan Familier
  • William S. Hodgkiss
چکیده

Fractional-N phase-locked loops (PLLs) are widely used to synthesize local oscillator signals for modulation and demodulation in communication systems. Such PLLs generate and subsequently lowpass filter DC-free quantization noise as part of their normal operation. Unfortunately, the quantization noise and its running sum inevitably are subjected to nonlinear distortion from analog circuit imperfections which causes spurious tones in the PLL output signal that can degrade communication system performance. This paper presents the first general mathematical analysis of this phenomenon. It proves that if the running sum of the quantization noise, t[n], satisfies tlow < t[n] ≤ thigh for all n, where tlow and thigh are integers, then subjecting t[n] to kth-order distortion for at least one k {1, 2, 3, ..., thigh − tlow} will result in spurious tones for most fractional-N PLL output frequencies regardless of how the quantization is performed. It also shows that quantizers exist which are optimal in the sense that subjecting the running Manuscript received January 25, 2013; revised April 26, 2013; accepted May 07, 2013. Date of publication May 16, 2013; date of current version July 22, 2013. The associate editor coordinating the review of this manuscript and approving it for publication was Prof. Ljubisa Stankovic. This work was supported by the National Science Foundation under Award 0914748. The authors are with the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA 92093-0407 USA (e-mail: [email protected]). Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org. Digital Object Identifier 10.1109/TSP.2013.2263504

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis and Minimization of Substrate Spurs in Fractional-N Frequency Synthesizers

This paper analyses substrate-related spurious tones in fractional-N phaselocked loops with integrated VCOs. Spur positions are calculated and experimentally verified as a function of the divider ratios of prescaler and programmable divider. For an integrated wideband PLL in SiGe BiCMOS technology the spur power levels are measured and compared with theoretical expectations. The power in these ...

متن کامل

UNIVERSITY OF CALIFORNIA, SAN DIEGO Enabling Techniques for Low Power, High Performance Fractional-N Frequency Synthesizers

Figure 12: a) High-level block diagram of the segmented quantizer; b) quantization block details; c) signal processing model .. Figure 16: Estimated power spectra of a) the quantization noise sequences, and b) the running sums of the quantization noise sequences of the first-order ∆Σ modulator and the segmented quantizer presented in Section IV before and Ian Galton supervised the research whic...

متن کامل

Closed-Form Analytical Equations to Transient Analysis of Bang-Bang Phase-Locked Loops

Due to the nonlinear nature of the Bang-Bang phase-locked loops (BBPLLs), its transient analysis is very difficult. In this paper, new equations are proposed for expression of transient behavior of the second order BBPLLs to phase step input. This approach gives new insights into the transient behavior of BBPLLs. Approximating transient response to reasonable specific waveform the loop tran...

متن کامل

A 1.4V 5.8mW 0.18um Frequency Synthesizer for GFSK modulator in Smart Grid Applications

A low power fractional –N synthesizer is design for direct modulation transmitter / receiver at 470-510MHz range using standard 0.18um CMOS process. The synthesizer is fully implemented on chip dedicated for smart grid application in China. The modulation is GFSK with a data rate of 10kb/s and deviation of 20 KHz... To achieve high PLL frequency resolution (366Hz per LSB) with low spurious tone...

متن کامل

Delta-Sigma Fractional-N Phase-Locked Loops

This paper presents a tutorial on delta-sigma fractional-N PLLs for frequency synthesis. The presentation assumes the reader has a working knowledge of integer-N PLLs. It builds on this knowledge by introducing the additional concepts required to understand ΔΣ fractional-N PLLs. After explaining the limitations of integerN PLLs with respect to tuning resolution, the paper introduces the delta-s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016